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INTRODUCTION
The growing interest and demand in designing circuits that operate at high temperatures which will be used in the military, automobile, nuclear, and some industries need to be analysed in nanoscale. Silicon on Insulator (SOI) based CMOS devices have the potential for the operation at both low and high temperatures. It is desirable to bias the digital and analog circuits designed for high temperature applications at a point where the V-I characteristics show little or no variation with respect to temperature. This point is typically known as ZTC point [1] [2] [3] [4] [5] . Previously, Shoucair [1] and Prijic, et al. [3] have identified the ZTC point for a bulk CMOS in both linear and saturation regions for temperatures between 25 0 C -200 0 C. Researchers like Groeseneken, et al. [4] and Jeon, et al. [5] have shown the existence of the ZTC point for SOI MOSFET's. Osman, et al. [6] presented a systematic analysis of ZTC point for partially depleted (PD) SOI MOSFET over a wide range of temperatures (25 0 C -300 0 C), and identified two distinct ZTC points, in the linear as well as in the saturation region. Tan, et al. [2] identified that the ZTC IDS Received July 3, 2014; received in revised form September 14, 2014 Corresponding author: Sushanta K. Mohapatra Nanoelectronics Lab., Dept. of Electrical Engineering, National Institute of Technology, Rourkela, 769008, Odisha India (e-mail: skmctc74@gmail.com) exists in both linear and saturation regions, whereas the ZTC gm lies only in the saturation region for fully depleted (FD), lightly doped, enhanced mode SOI n-MOSFET.
The Double Gate (DG) MOSFET fabricated on SOI wafers is one of the most promising candidates due to its attractive features of low leakage currents, high current drivability (I on ) & transconductance (g m ), reduced short channel effects (SCEs), steeper subthreshold slopes, and suppression of latch-up phenomenon [7] [8] [9] [10] , and also it is a very good option for analog applications [11] [12] [13] [14] . Hardly any work has been reported to investigate the ZTC point for multi-gate technology.
The behaviour of I D is exactly opposite after a certain V GS with variation in temperatures. This is due to the degradation in mobility or high electric field effect at higher gate bias [2] . As far as we know, this is a unique attempt to investigate the detailed analysis of ZTC point over a wide range of temperatures (100 K-400 K) for analog applications of a DG MOSFET with HKMG technology. Various performance metrics of the device have been systematically examined, which includes the SCEs like SS, DIBL, I on /I off ratio, and some important analog figures of merit (FOMs) such as g m , g d , A v .
DEVICE DESCRIPTION AND SIMULATION SETUP
In the 2-D numerical simulation, a symmetric device structure as shown in Fig. 1 The 2-D numerical device simulator ATLAS is employed to simulate the planner DG-MOSFET with high-k/metal gate technology. According to ITRS the drain bias has been fixed at V DD = 1.0 V [15] . To study the analog performance the simulation is performed with V DS = 0.5 V and V GS = 0 V to 1.0 V. In the simulation, the inversion-layer Lombardi constant voltage and temperature (CVT) mobility model has been used, that takes into account the effect of transverse fields along with doping and temperature dependent parameters of the mobility. The Shockley-Read-Hall (SRH) generation and Auger recombination model are used for minority carrier recombination. The model Fermi-Dirac uses a Rational Chebyshev approximation that gives results close to the exact values. The model Temperature is used for various operating temperature in Kelvin which is varied from 100 K to 400 K.
The interface trapped charges during the pre and post fabrications process are a common phenomenon, and these charges cannot be neglected in nanoscale device fabrication. Presence of trapped charges creates an additional non-linear potential and varying electric field across the gate dielectric. According to (1), the high-k gate stack reduces the electric field across the layer of gate stack due to high permittivity. So a lower electric field will require inducing inversion layer charge as [16] .
Where Q ch is inversion charge,  di permittivity of dielectric and E i is electric field.
Even if, the fixed oxide and interface trapped charge densities are very large, it requires moderate potential across the high-k gate stack layer. Consequently, the reduction of threshold voltage and supply voltages can be maintained at reasonable values. This low electric field promotes gate stack reliability with huge unwanted charges inside. As the device is high-k gate stack, the interface trapped charge effects are included in the simulation. The trapped charge densities are considered at semiconductor to insulator interface. The typical concentration of trapped charges considered in this work is 410 11 cm -2 at interface [17] . The electron and hole surface recombination velocity is considered as 110 4 cm/sec. In the simulation all the junctions of the structure are assumed to be abrupt in nature. Furthermore, we have chosen two numerical techniques, Gummel and Newton, to obtain solutions [17] . Fig. 1(b) shows excellent agreement with the nature of threshold voltage between our simulation results and experimental data for a wide range of temperature reported in [4] .
RESULTS AND DISCUSSION
In this section, the device scalability and analog performance metrics are discussed. Threshold voltage (V th ), sub-threshold swing (SS), DIBL, on-state drive current (I on ), offstate leakage current (I off ), I on /I off ratio are the important Figures of Merit (FoMs) under device scalability. As far as analog circuits are concerned, the most important parameters are the transconductance (g m ), output conductance (g d ), intrinsic gain (A V ). Fig. 2 (a) and (b) describe all three important SCEs, which include the variation of V th , SS, and DIBL for different temperatures. The threshold voltage is determined from I DS -V GS characteristics. It is considered to be that value of the V GS for which the I DS approaches 10 −6 A/μm at V DS = 0.5 V. The calculation of DIBL is done as per (2). 
The V th is observed at two different drain bias V DS1 =0.5 V and V DS2 =1.0V. From the Fig.  2(a) and (b) , it should be noted that V th is decreasing with an increase in temperature, but the SS, and DIBL values are decreasing as temperature increases. The typical value for the SS of Multi-gate MOSFET is 60 mV/decade. According to Fig. 2(b) , the SS value is lowest for T< 300 K (room temperature), then it starts increasing as temperature increases and reaches its typical value at T=300 K. The DIBL value is quite impressive throughout the entire temperature range. As there is a little variation in V th for two different V DS at temperatures from 200 K to 400 K, so the DIBL varies from 5 mV/V to 14.38 mV/V. The I on /I off is a very important parameter for switching application; it should be very high for a good switch. According to Fig. 4(a) , the I on /I off is 2.3010 14 for T=100 K, then it starts falling down as temperature increases and reaches 1.2010 4 for T=400 K. At higher temperature regions, the high value of I on because of lower V th and the high value of I off due to the high SS values compensate each other and give rise to nearly constant I on /I off . Fig. 4(b) shows the variation of the I D and g m with V GS for different bias temperatures. As per (2), at high gate bias the µ(T) dominates because at higher T, lattice scattering dominates and causes reduction in the channel mobility, which further reduces the I D . At low gate bias the V GS V th (T) term causes the I D to increase with increasing temperature because a low V th is predicted at higher temperatures. These two opposite effects will cancel each other out at a value of V GS where the I D shows minimum variation with T. This point is called ZTC bias point. The g m -V GS plot can be obtained by the derivative of the I D with respect to the V GS . At V GS < V th (channel is weakly inverted) the I D is due to diffusion. The diffusion current increases with increase in T due to hike in intrinsic carrier concentration. At V GS >V th , g m will decrease as T increases due to mobility degradation. The reduction in V th with increase in temperature will increase g m but the reduction of g m occurs due to degradation of mobility. These two phenomena will compensate each other to give rise to a ZTC bias point for g m . From the figure we can conclude that the transconductance ZTC point (0.014 V) is lower than the drain current ZTC bias point (0.552 V). The ZTC IDS and ZTC gm bias points are two important measures in analog circuit design. In OPAMP (operational amplifier) design, to maintain constant DC current levels, the devices need to be biased at ZTC IDS points, while input devices can be biased at ZTC gm point to achieve stable circuit parameters.
The simulated output current (I DS ) and output conductance (g d ) versus drain bias (V DS ) at a V GS =0.5 V for different temperatures are plotted in Fig. 5(a) . Because of the above said µ(T) and V th effects with respect to temperature, the I DS decreases as T increases below the ZTC point and the reverse is happening after the ZTC point for both parameters. The ZTC point for g d is lower than the output current ZTC point. The intrinsic gain (A V = g m /g d ) is a valuable FOM for operational transconductance amplifier (OTA) and it is given in Fig. 5(b) . From Fig. 5(b) , high gain can be observable for high temperatures in subthreshold regime and just a reverse effect in above threshold region. From this it can be concluded that the device shows better results in subthreshold regime for higher T and it is a good candidate in above threshold regime for lower T. The important performance metrics are tabulated in Table 1 . By observing the table, it is clear that our device shows very impressive values in low temperature ranges. The I on /I off , SS and A V of the device increases as temperature decreases and attains their maximum values for T=100 K. The ZTC bias points of the HKMG DG-MOSFET are investigated using the 2-D numerical simulation. The results presented in this work give a detailed idea about the ZTC bias point for parameters like I D , and g m . These results provided here can serve as a good design tool for designing circuits in a wide range of temperature applications and show promising solutions to minimize temperature degradation of analog circuits. The work identified the distinct ZTC points for the device in nanoscale.
